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Nu, : Set of neutral nodes in V,. 
Ra, : Set of active source nodes in V,. 
Rd : Set of idle source nodes in V, . 
: Mean communication delay on link i. 
: Incremental communication delay on link i. 
: Difference between the incremental 
node delay at node i and the incremental 
communication delay on link i. 
: Set of links. 
: Set of nodes. 
: Set of terminal nodes. 
: Set of nodes that are children of node j 0’ E B). 
: Job flow rate from node i to its parent node. 
: Lagrange multiplier. 
: Job processing rate (load) at node i. 
: External job arrival rate at node i. 
: Total job flow rate into node i. 
: Total external job arrival rate. 
: [GI. 
: [@*I. 
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Fault-Tolerant de Bruijn and 
Shuffle-Exchange Networks 
Jehoshua Bruck, Robert Cypher, and Ching-Tien Ho 
Absfrac#- This paper addresses the problem of creating a fault- 
tolerant interconnection network for a parallel computer. Three topolo- 
gies, namely, the base-2 de B d n  graph, the base-m de Bruijn graph, and 
the shuffle-exchange, are studied. For each topology an N + k node fault- 
tolerant graph is defined. These fault-tolerant graphs have the property 
that given any set of k node faults, the remaining N nodes contain the 
desired topology as a subgraph. All of the constructions given here are the 
best known in terms of the degree of the fault-tolerant graph. We also 
investigate the use of buses to reduce the degrees of the fault-tolerant 
graphs still further. 
Index Tem- de Bruijn networks, fault tolerance, reconfiguration, 
shuffle-exchange networks, spare nodes 
I. INTRODUCTION 
Many different topologies have been suggested for distributed- 
memory parallel computers. One of the most important topologies 
is the hypercube, which has been shown to be efficient in supporting 
a wide range of algorithms. In fact, several commercial machines 
have been based on the hypercube topology. However, the degree 
of the hypercube grows with the number of processors. Because 
technological considerations limit the degree of the processor, there 
is a limit to the number of processors that can be connected in a 
hypercube topology. 
Fortunately, several constant-degree topologies have been proposed 
as possible point-to-point interconnection networks, which have many 
of the same properties as the hypercube. Most notable among these 
are the shuffle-exchange [ 131, the cube-connected cycles [ 111, and the 
de Bruijn [ 11 topologies. All of these topologies are able to support a 
wide range of algorithms, including those in the classes Ascend and 
Descend [ l l ] ,  with only a small constant factor slowdown relative to 
the hypercube. As a result, they appear to be attractive alternatives 
to the hypercube for the design of massively parallel machines. 
There is, however, a serious difficulty with using these constant- 
degree topologies for massively parallel machines. As the number of 
processors in a machine increases, so does the likelihood that one or 
more of the processors or communication links will be faulty. Faults 
are an extremely serious concem in these constant-degree networks, 
because most of the efficient algorithms that have been designed for 
them utilize all of the processors and all of the communication links. 
As a result, a single processor or link failure can severely degrade 
the performance of the parallel machine. 
Our approach to fault tolerance is based on a graph model 
introduced by Hayes [9]. In this model, a parallel computer is viewed 
as being a graph, where the nodes represent processors and the edges 
represent communication links. The model starts by selecting a target 
graph G (such as a shuffle exchange). Then a fault-tolerant graph 
G‘ is defined such that given any set of k or fewer faults, G’ is 
guaranteed to contain as a subgraph a nonfaulty copy of the graph 
G. Of course, the challenge is to create a fault-tolerant graph G’ that 
has the smallest possible amount of redundancy, both in terms of the 
number of extra nodes and the degree. 
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A number of researchers have applied this graph model of fault 
tolerance to various target graphs [2]-[6]. In this paper, we focus on 
the creation of fault-tolerant de Bruijn and (point-to-point) shuffle- 
exchange graphs. We consider only node faults, but it should be noted 
that edge faults can be tolerated by viewing a node that is incident 
to the faulty edge as being faulty. All of our constructions use the 
minimum number of nodes, so if the target graph G has N nodes and 
if k node faults must be tolerated, our fault-tolerant graph G' will 
have exactly N + k nodes. All of our constructions also have degrees 
that are independent of N, the number of nodes in the target graph. 
Several researchers have studied fault-tolerance in de Bruijn net- 
works. Esfahanian and Hakimi [8] examined how many node faults 
a de Bruijn graph can tolerate without becoming disconnected. 
Samatham and Pradhan [12] used Hayes's graph model to obtain 
fault-tolerant de Bruijn graphs. Given a de Bruijn graph G as a 
target graph and the requirement of tolerating k node faults, they 
select a larger de Bruijn graph G' as their fault-tolerant graph. When 
the target graph is a base-2 de Bruijn graph with N nodes, their 
construction yields a fault-tolerant graph with N10g2(2L+') nodes 
and degree 4k + 2 .  When the target graph is a base-m de Bruijn 
graph with N nodes, their construction yields a fault-tolerant graph 
with N'oEm(mk+l) nodes and degree 2mk + 2 .  In comparison, our 
constructions for fault-tolerant base-2 de Bruijn graphs have N + k 
nodes and degree 4 k + 4 and our constructions for base-m de Bruijn 
graphs have N + k nodes and degree 4(m - 1 ) k  + 2m. Thus, our 
constructions use far fewer nodes and yet have only slightly larger 
degrees. 
The problem of designing fault-tolerant networks for the point-to- 
point shuffle-exchange networks was addressed by Kuo and Fuchs 
[lo]. However, their approach adds switches between the processors, 
so their results cannot be directly compared with ours. For the fautt- 
tolerant shuffle-exchange network, we simply use the recent result 
that a shuffle-exchange network is a subgraph of a base-2 de Bruijn 
graph of the same size [7]. Thus, the fault-tolerant graph for a shuffle- 
exchange network, which tolerates up to k node faults, also has a 
degree 4k + 4. It should be noted that applying the technique of the 
fault-tolerant de Bruijn graph to the shuffle-exchange network with a 
natural labeling will yield a graph of degree 6k + 4. 
Although in all cases, our constructions have smaller degrees than 
all previously known constructions with the same properties, the 
degrees of our constructions are quite large, except for very small 
values of k .  However, it is our hope that the techniques developed 
here will eventually lead to the development of practical fault-tolerant 
architectures. In particular, we show how buses can be used to reduce 
the degrees of the fault-tolerant constructions by almost a factor of 
2 .  It is possible that other techniques, such as adding more than k 
spare nodes, could be used to reduce the degrees still further. 
The remainder of this paper is organized as follows. Notation 
and definitions are presented in Section 11. Fault-tolerant base-2 
and base-m de Bruijn networks are given in Sections I11 and IV, 
respectively. Section V discusses the use of buses to create fault- 
tolerant architectures with smaller degrees. Some conclusions and 
directions for future research are given in Section VI. 
11. NOTATION AND DEFINITIONS 
Given a non-negative integer z, the h-digit base-m representation 
of z will be written as [ X h - l ,  Xh-2 , .  . . , z0Im. Given a set of integers 
S and an element z E S, the rank of z in S, denoted Rank(z ,  S), is 
the number of elements in S that are smaller than I .  For example, if S 
is finite Rank(min(S), S )  = 0 and R a n k ( m a x ( S ) ,  S) = IS1 - 1 .  The 
function X ( z , m , r , s ) =  ( z m  + T )  mod s will be used throughout 
this paper. 
def 
8 
Fig. 1. An example of the base-2 four-digit de Bruijn graph &,4. 
Given a graph G,  the set of nodes (vertices) of G will be denoted 
V ( G )  and the set of edges of G will be denoted E ( G ) .  Self-loops 
(edges that connect a node to itself) will not be allowed in graphs. 
(For the sake of simplicity, some graphs will be defined to have 
connections from nodes to themselves; these self-loops should be 
ignored.) The degree of a node is the number of edges incident with 
the node and the degree of a graph is the maximum of the degrees of 
its nodes. A graph H is a subgraph of a graph G if V ( H )  C V ( G )  
and E ( H )  & E ( G ) .  Given a graph G and a set of nodes W c V ( G ) ,  
the subgraph of G induced by W is the graph H, where V ( H )  = W 
and E ( H )  = {(z,y) E E ( G )  12 E W and y E W}. 
Given graphs G and G', an embedding of G into G' is a 1-to-1 
function 4 : V ( G )  + V ( G ' )  such that for each edge (2, y) E E ( G ) ,  
there exists an edge (d(z),d(y)) E E(G') .  
Let G and G' be graphs, and let k be a non-negative integer. We 
will say that G' is ( k ,  G)-tolerant if G' has the following property: 
Let W c V(G' )  be an arbitrary set of IV(G')l - k nodes in 
G', and let H be the subgraph of G' induced by W.  Then there 
exists an embedding of G into H. 
111. BASE-2 DE BRUIJN GRAPHS 
In this section, we consider the creation of graphs that can sustain 
node faults and still be guaranteed to contain a nonfaulty base-2 
de Bruijn graph. The base-2 h-digit de Bruijn graph, denoted & , h ,  
contains 2h nodes, each of which is labeled with a unique h-bit binary 
number. It is a degree4 graph in which there is a link between nodes 
z and y iff either the last h - 1 bits of z equal the first h - 1 bits of y 
or the first h - 1 bits of z equal the last h - 1 bits of y. More formally, 
given an integer h 2 3, & , h  has 2h nodes labeled 0 , 1 , .  . . , 2h  - 1 .  
Each node I = [ Z h - l ,  Z h - 2 , .  . . ,1012 is connected to nodes 
[ X h - Z  9 zh--3 >. ' ' 7 I O  , 012 1 
[ z h - 2 ,  z h - 3 , .  ' '  9 TO, 1127 
[ O , x h - l , z h - 2 , . " . z 1 ] 2 ,  
and 
[ 1 , z h - l ,  z h - 2 , .  * ' 9 1 1 1 2 .  
Although it is very natural to define the edges in B2,h in terms of 
the binary representations of the nodes, it turns out that a different 
definition will be more useful for obtaining a fault-tolerant de Bruijn 
graph. Specifically, given any two distinct nodes z and y in V(B2.h). 
the pair (2, y) is an edge in E(02,h)  iff there exists an r E ( 0 , l )  
such that either y = X(z, 2 ,  T ,  2 h )  or z = X(y, 2, T ,  2 h ) .  It is easily 
verified that this definition of B2,h is equivalent to the previous 
definition. Fig. I shows an example of the graph B2,4. 
Given this definition of & h ,  we will create a (k,BZ,h)-tolerant 
graph, which we denote a,",,. Before presenting this fault-tolerant 
graph, we first describe the reconfiguration algorithm that will be 
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used to locate the healthy target graph in the fault-tolerant graph 
with k node faults. We then study which edges have to be present 
in the fault-tolerant graph, given that this reconfiguration algorithm 
will be used. Finally, we give a formal definition of the fault-tolerant 
graph and we prove that it is in fact able to tolerate any k node faults. 
A. The Reconfiguration Algorithm 
The graph ti?,",, has 2h + k nodes, numbered 0 , 1 , .  . . , 2h + k - 1. 
Given any set of k faulty nodes in a,",,, the reconfiguration algorithm 
maps the 2h nodes in U2,h  to the 2h nonfaulty nodes in a,", in a 
monotonic manner, with each node z of &,h  being mapped to the 
( x  + 1)st nonfaulty node in B," h .  For example, node 0 is mapped 
to the first nonfaulty node, and node 2h - 1 is mapped to the last 
nonfaulty node. We use Q to denote this mapping from the nodes in 
&,h  to the nonfaulty nodes in B!,,~. 
A careful analysis of the stnrcture of & , h  reveals that B,",h has a 
degree that is O( k) .  To see this, consider an arbitrary nonfaulty node 
a in a,",,. The embedding function Q will map some node x in & , h  
to a, where s E {a - k, a - k + 1 , .  . . , a}. Now consider the edge 
( x ,  y )  in BZ h ,  where y = X(x, 2,0, 2 h ) .  Given this value of y, there 
are k + 1 possible values of ~ ( y ) ,  namely {y, y + 1,. . . , y + k}. 
Thus, in order to guarantee that ( ~ ( x c ) , @ ( y ) )  = ( a . d ( y ) )  appears in 
a," h ,  we can create edges of the form (a, b) for all nodes b where 
b E {y, y + 1.. . . , y + k }  for some possible value of y. But note that 
y E { ( 2 a - 2 k ) m o d 2 " . ( 2 a - 2 k + l )  mod2h . . . . , 2amod2 'L}) ,  
and b E ((20 - 2k)  mod2".(2a - 2k + 1) m o d 2 " , . . - , ( 2 a  + 
k )  mod 2h}. Thus, there are only O ( k )  possible value of b, and 
we must create only O ( k )  edges incident to node a. Of course, we 
have considered only one possibility, namely, an edge (I, y )  in &, h ,  
where y = X(x,2,0,2")  and d ( x )  = a. However, an analogous 
argument can be used for the other possibilities to show that l?,k h 
need have only a degree of O ( k ) .  In fact, a more detailed analysis 
will be used to improve the constants in the degree of B,",h. A formal 
definition of the graph Bk,h and a proof that it is ( k ,  &,tL)-tolerant 
is given next. 
2 E { a - k . a - k - + l . .  . . ,a} ,  so 22 E { 2 a - 2 k , 2 a - 2 k + l , ' ~ .  ,2a},  
B. Fault-Tolerant Graph Definition 
For any integer h 2 3 and any integer k 2 0, let a,"?, be the graph 
where the nodes \'( ti?,",h) are { 0, 1, . . . , 2h + k - 1) and where ( x ,  y )  
is an edge iff there exists an r E { -k, - k  + 1.. . . , k + l} such that 
either y = X(s. 2,r ,  2h + k )  or s = X(y, 2, r ,  2h + k ) .  
The fault-tolerant graph B,",h has a structure that is very similar to 
that of the target graph B2 I , .  The only differences are that the fault- 
tolerant graph has AV + k nodes (so all calculations are performed 
modulo N + k) and each node is connected to a block of 2k + 2 
consecutive nodes rather than to a block of 2 consecutive nodes. 
In particular, note that Bi,h 132 h .  AISO, note that a," h contains 
2h + k nodes, and that it has degree at most 4k + 4. Fig. 2 shows 
an example of the graph Bf 4.  
We now prove that the graph a," h is in fact (k ,  & ),)-tolerant. The 
proof relies on the following technical lemmas. 
Lemma 1: Let T be a finite set of integers and let a and b be 
members of T where a < b. If 6, gf a- R a n k ( a , T )  and 6 b e f b -  
Rank(b,T) ,  then 6, 5 6 b .  
Let L- = { x  E T 1 a < x 5 b}. Note that (Cl 5 b - a 
and Runk(b, T )  - Rank(a, T )  = Ic'l. Therefore, 66 - 6, = ( b  - a)- 
0 
The next technical lemma shows that each edge in &,h "wraps 
around" at most once. 
Lemma 2: Let (r, y )  be an arbitrary edge in the graph B2 h 
and assume, without loss of generality, that there exists an integer 
Proof: 
( R a n k ( b , T )  - Rank ( a , T ) )  2 [Cl - Ic'I = 0, so 6, 5 6b. 
n 
Fig. 2. An example of the graph L?i,4. 
r E {0,1} such that y = X ( ~ . 2 . r , 2 ~ ) .  Then, either I < y and 
y = 2x + r ,  or x > y and y = 2x + T - 2h.  
Proof: Clearly, I # y, because (x,y) is an edge in a graph. 
First, consider the case where x < y, and assume, for the sake of 
contradiction, that y # 2 s  + r .  Then, y = (22 + r )  mod 2'L and 
22 + r 2 0, so 2 s  + r 2 y + 2 h  > x + 2h,  which implies that 
x + r > 2h.  But re 5 2h - 1 and r 5 1, so x + T 5 2 h ,  which 
is a contradiction. 
Now consider the case where z > y, and assume for the sake of 
contradiction that y # 22 + T - 2 h .  Because E 2 0 and r 2 0, it 
follows that 2 1  + r 2 T > y. Therefore, y = (22 + r )  mod 2 h ,  
22 + T > y,  and 2x + i- # y + 2", which implies that 22 + r 2 
y + 2h+' 2 Zh+'. But P 5 2h - 1 and r 5 1, so 2 1  + r 5 Zh+' - 1, 
which is a contradiction. 0 
For any integer h 2 3 and any integer k 2 0, the 
graph a,",h is (k, B2,h)-tolerant. 
V(f3,kh) be an arbitrary set of 2h nodes in 
a,",,, and let H be the subgraph of a,", induced by M r .  We will 
show that there exists an embedding of & , h  into H .  
Define the function Q : \'(&,h) + V ( H )  such that for each 
.r E I ' ( & , h ) ,  q ( a )  2' 3,  where R a n k ( z , V ( H ) )  = 2. Note that @ is 
the same monotonically increasing 1 -to- 1 function that was defined by 
the reconfiguration algorithm given above. Let (2, y) be an arbitrary 
edge in &,h,  and assume, without loss of generality, that there exists 
an integer r E (0, l} such that y = X(x. 2, r ,  2h) .  Let 6, kf ~ ( s ) - - r  
and 6,%f@(y) - y. Note that 0 5 6, 5 k and 0 5 6, 5 k .  Let 
sS' { - k , - k + 1 , . - . , 1 c + 1 ) .  ne rea re twocases :  
Case 1: x < y. In this case, it follows from Lemma 2 that 
y = 22 + r .  Also, ~ ( z )  < ~ ( y ) ,  so it follows from Lemma 1 
that 6, 5 5,. Let s gf r + 6, - 26,. Then, d(y) = y + 6, = 
2z  + T + 5, = 2(@(;r) - b2) + T + 6, = 2 0 ( r )  + s. Note 
that 0 5 o(y) < 2h + k, so b(y)  = X ( d ( x ) . 2 . ~ , 2 ~  + k). But 
- k  5 6, - 26, 5 k ,  so s E S and ($(x) ,o(y))  is an edge in H .  
As a result, o is an embedding of 132 h into H in this case. 
Case 2: P > y. In this case, it follows from Lemma 2 that 
y = 22 + r - 2h. Also, ~ ( s )  > ~ ( y ) ,  so it follows from Lemma 
1 that 6, 2 6,. Let s%'r + 6, - 26, + k. Then, d( y )  = y + 6, = 
2 s  + r - 2" + 6, = 2(0(x)  - 6,) + r + 6, + k - (ah + k )  = 
2 4 2 )  + s - (2h + k ) .  Note that 0 5 ~ ( y )  < 2h + IC, so 
@(y) = X ( ~ ( s ) . 2 . s , 2 ~  + k). But - k  5 6, - 26, + k 5 k ,  
so s E S and (@(e),o(y)) is an edge in H. As a result, 4 is an 
0 
Corollary I :  For any integer h 2 3 and any integer k 2 0, the 
graph a," is ( k ,  &,h)-tolerant and has 2h + k nodes and degree at 
most 4k + 4. 
Corollary 2: For any integer h 2 3, the graph @, ,* is (1,132 h ) -  
tolerant and has 2h + 1 nodes and degree at most 8.  
Theorem I: 
Proof: Let 
embedding of U2 h into H in this case. 
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Fig. 3. An example of the new labels of B:,4 after one fault. 
Fig. 3 shows an example of the new labels of the graph Bi,4 after 
one fault. The solid lines in the figure denote the edges that are used 
after reconfiguration. 
1v. BASE-m DE BRUIJN GRAPHS 
The base-2 de Bruijn graph studied in the previous section can be 
easily generalized to other bases. The base-m h-digit de Bruijn graph, 
denoted Bm,h, contains m h  nodes, each of which is labeled with a 
unique h-digit base-m number. There is a link between nodes x and 
y iff either the last h - 1 digits of z equal the first h - 1 digits of y 
or the first h - 1 digits of x equal the last h - 1 digits of y. More 
formally, given integers m 2 2 and h 2 3, Bm,h has m h  nodes 
labeled O , l , - . . , m h  - 1. Each node z = [Zh-I,Xh-2,...,20]m is 
connected to all nodes of the following form: 
[Zh--2r x h - 3 ,  ' ' .  3 20, T I m ,  
and 
where T E { O , l , - . . , m  - 1). 
As was the case with the base-2 de Bruijn graph, it turns out 
that a different definition of the base-m de Bruijn graph will be 
more useful than the above definition in obtaining a fault-tolerant 
graph. Specifically, the pair (2, y) is an edge in B m , h  iff there exists 
an T E { O , l , . . - , m  - l} such that either y = X(z ,m, r ,mh)  or 
z = X(y, m,  T ,  m h ) .  It is easily verified that this definition of Bm,h 
is equivalent to the previous definition. 
The creation of a fault-tolerant base-m de Bruijn graph is a natural 
extension of the fault-tolerant base-2 de Bruijn graph defined in the 
previous section. In particular, the reconfiguration algorithm for the 
base-m de Bruijn graph is identical to the one used for the base-2 
de Bruijn graph and will not be repeated. A formal definition of the 
fault-tolerant base-m de Bruijn graph and a proof of its properties is 
given next. The proof relies on a lemma, which is proven first. 
[T, x h - 1 ,  x h - 2 , .  " 7 
A. Fault- Tolerant Graph Definition 
For any integers m 2 2, h 2 3 and k 2 0, let B k , h  be the graph 
where the nodes v ( B i , h )  are { o , l , . . . , m h  + k - 1) and where 
(z, y) is an edge iff there exists an T E { ( m  - 1)( -k), ( m  - 1) (-k)+ 
1, .  . a , ( m  - 1)( k + 1))  such that either y = X(x, m,  T ,  m h  + k) or 
= X(y ,m, r ,mh  + k). 
Note that i3k,h G & , h .  Also, note that B&,h contains m h  + k 
nodes and it has degree at most (m  - 1)(4k) + 2m. 
L.emma 3: Let (I, y) be an arbitrary edge in the graph Bm.h  
and assume, without loss of generality, that there exists an integer 
T E { O , l , . . . , m  - 1) such that y = X ( z , m , r , m h ) ,  and let t be 
an integer such that y = m x  + T - t m h .  Then, either z < y and 
t E {0,1, ... , m - 2) or x > y and t E {1,2, ... , m - 1) .  
Clearly, x # y, because ( x ,  y) is an edge in a graph. 
Note that m z  + T 2 0 and y < m h ,  so t > -1. Also, note that 
Pro08 
y 2 0,  x 5 m" - 1 and T < m, so m x  + T < mh" and t < m. 
Thus, t E { O , l , . - . , m  - 1). 
Now consider the case where x < y, and assume, for the sake of 
contradiction, that t = m - 1. Then, z 5 m h  - 2 and x < y = mx + 
r - ( m - l ) m h , s o O  < ( m - l ) x + r - ( m - l ) m h  5 (m--l)(-Z)+T 
and T > 2m - 2 2 m,  which is a contradiction. 
Now consider the case where x > y. and assume, for the sake 
of contradiction, that t = 0. Because m 2 2, x 2 0, and T 2 0, 
it follows that m x  + r > z > y. But y = m x  + r ,  which is a 
contradiction. 0 
For any integers m 2 2, h 2 3, and k 2 0, the 
graph Bk,h is (IC, B,,h)-toIerant. 
Let w E V( B&,h) be an arbitrary set of m h  nodes in 
Bk ,,, and let H be the subgraph of B&,h induced by W .  We will 
show that there exists an embedding of & , h  into H .  
Let (2, y) be an arbitrary edge in &,h, and assume, without loss of 
generality, that there exists an integer T E {0,1, . . . , m - 1) such that 
y = X ( x , m , r , m h ) , a n d l e t t  beanintegersuchthaty=mx+r- 
tmh .  Define the function 4 : V(Bm h )  -+ V ( H )  such that for each 
I E v(Bm,h), 4 ( x )  i, where R a n k ( z , v ( H ) )  = z. Note that 
4 is a monotonically increasing I-to-I function. Let 6, kf #(x) - z 
and 6, !&f 4 ( y )  - y. Note that 0 5 6, 5 k and 0 5 6, 5 k. Let 
S 'kf {(m - l ) ( -k ) , (m - l ) ( -k )+  l , . . . , ( m  - l)(k+ l)}, and 
let s %zf kt + r + 6, - m6,. Then, 
Theorem 2: 
Proofi 
4 Y )  = Y + 6, 
= m x  + T - tmh  + 6, 
= m(gj(z) - 6,) + T - t ( m h  + IC - I C )  + 6, 
= m d ( x )  + kt  + i- + 6, - m6, - t ( m h  + L) 
= md(x)  + s - t ( m h  + k). 
Note that 0 5 d(y) < m h  + k, so 4(y)  = X(d(z), m , s , m h  + k). 
There are two cases. 
Case I :  z < y. In this case, it follows from Lemma 3 that 
t E {0,1,. . . , m - 2). Also, 4(z) < 4(y), so it follows from 
Lemma 1 that 6, 5 6,. But s 2 6, - m6, 2 (1  - m)6, 2 
(m-l)(-k)  and s 5 k ( m - 2 ) + ( m - l ) + k  = ( m - l ) ( k + l ) ,  
so s E S and (4(x),@(y)) is an edge in H. As a result, 4 is an 
embedding of B m , h  into H in this case. 
Case 2: x > y. In this case, it follows from Lemma 3 that 
t E { l r 2 , . . - , m  - l}. Also, d (x )  > 4(y), so it follows from 
Lemma 1 that 6, 2 6,. But s 2 k - mk = ( m  - l ) ( -k)  and 
s 5  k ( m - l ) + ( m - l ) + 6 , - m 6 ,  5 k ( m - l ) + ( m - l ) =  
(m - l ) ( k  + l ) ,  so s E S and (d(z),4(y)) is an edge in H. 
As a result, 4 is an embedding of &,,h into H in this case. 
0 
For any integers m 2 2, h 2 3, and k 2 0, the 
graph Bk,h is (k,B,,h)-tolerant and has m h  + k nodes and degree 
at most (m  - 1)(4k) + 2m. 
For any integers m 2 2 and h 2 3, the graph Bk3h 
is (1, B,,h)-tolerant and has m h + l  nodes and degree at most 6m-4. 
Corollary 3: 
Corollary 4: 
v. IMPLEMENTATIONS WITH BUSES 
Up to this point, we have considered only fault-tolerant architec- 
tures that use point-to-point connections between pairs of processors 
(and thus can be viewed as graphs). In this section, we show how 
fault-tolerant architectures with smaller degrees can be obtained by 
using buses. Buses can be used to reduce the degrees of all of 
the constructions that have been presented. In order to simplify the 
presentation, however, we consider only the case of base-:! de Bruijn 
graphs here. 
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Fig. 4. An example of the graph Bi,3using bus implementation. 
Recall that in the base-2 de Bruijn graph & , h .  each node z is 
connected to the pair of nodes 22 mod 2h and (2i + 1) mod 2h.  
Therefore, all of the connectivity of the graph &,h will be maintained 
if each such pair of edges is replaced with a single bus that connects 
node i to both node 2i mod 2h and (2; + 1) mod 2 h .  Because only 
a single value can be transmitted over the bus in unit time, the 
implementation using buses will be approximately a factor of 2 slower 
than the implementation with direct connections, assuming that the 
latter implementation allows two different values to be sent from a 
single processor in unit time. If only one value can be sent from 
a processor in unit time, however, then little or no slowdown is 
incurred by using buses. The reason that a slight slowdown may 
be incurred, even when each processor can send only one value at a 
time is that the bus may have a larger capacitance than either of the 
direct connections that it replaces. However, the exact relationship 
between the capacitance of the bus and the capacitances of the direct 
connections depends on the geometry of the layout and is beyond the 
scope of this paper. 
The same technique can be used to reduce the degrees of the fault- 
tolerant graphs. Recall that in the fault-tolerant graph a," ,,, each node 
i is connected to a block of 2 k  + 2 consecutive nodes beginning with 
node (2i - k )  mod (2h + k). Therefore, a single bus could be used 
to connect each node i to all 2R + 2 of these nodes. Once again, this 
construction will incur a slowdown by approximately a factor of 2 if 
each processor can send two different values in unit time, and little 
or no slowdown if each processor can send only one value in unit 
time. This use of buses results in a fault-tolerant architecture with 
degree 2k + 3. Fig. 4 shows an example of the implementation of 
the fault-tolerant graph Bi ,3  using buses. Fig. 5 shows an example 
Fig. 5. 
using bus implementation. 
An example of the reconfiguration after one fault in thegraph B i , 3  
of the reconfiguration after one fault in the graph Bi ,3  using bus 
implementation. 
Finally, note that if the bus connecting node i to the block of 
2R + 2 consecutive nodes beginning with node (2i - k )  mod ( 2h + IC) 
is faulty, we can avoid using the bus by treating node i as being 
faulty. Thus, even bus faults can be tolerated efficiently with this 
architecture. Note that this is possible only because we use the bus 
in a restrictive way (in which node i is always being connected to 
another node on the bus), so treating node i as being faulty will 
prevent the bus from being used. In contrast, if a bus that connects 
p nodes could be used to implement a connection between any pair 
of the p nodes, one would have to treat p - 1 of the nodes as being 
faulty in order to guarantee that the bus will not be used. 
VI. CONCLUSION 
This paper has shown constructions for adding fault tolerance to 
de Bruijn, which easily implies a construction for shuffle-exchange 
network [7]. All of these constructions have the minimum number 
of nodes required for the given level of fault tolerance. Also, all of 
the constructions have a smaller degree than any previously known 
constructions with the same fault-tolerance properties. In particular, 
all of the constructions have a degree that is linear in the number 
of faults tolerated. 
Although the given constructions have smaller degrees than any 
previously known constructions with the same properties, they are 
practical only for very small values of k .  One technique for reducing 
the degrees of the fault-tolerant graphs is to use buses in the manner 
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that was described in Section V. It is possible that other techniques, 
such as creating fault-tolerant graphs with more than i l i+k nodes, can 
be used to reduce the degrees still further. Also, it has not been proven 
that the given constructions have the smallest possible degrees. As a 
result, it would be interesting to prove lower bounds on the degrees 
of graphs with the given fault-tolerance properties. 
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Memory Bandwidth Analysis of Hierarchical 
Multiprocessors Using Model Decomposition 
and Steady-State Flow Analysis 
Syed Masud Mahmud and L. Tissa Samaratunga 
Ahtract- For memory bandwidth analysis, most of the time the 
researchers [1]-[8] discard the requests that are not accepted during a 
memory cycle. Such an assumption simplifies the analysis and produces 
negligible discrepancies from the actual results [3] for a system with a 
non-hierarchical interconnection network. However, the assumption, “the 
requests that are not accepted during a memory cycle are discarded,’’ cannot 
be used for a multiprocessor system with a Hierarchical Interconnection 
Network (HIN), because the error introduced due to such an assumption 
can be several orders of magnitude higher than the actual bandwidth! An 
improved analytical model to determine the bandwidth of a HIN-based 
system is presented in this short note. 
Zndex Terms-Bandwidth, crossbar, probabilistic model, cluster-based 
system, hierarchical multiprocessor, hierarchical requesting model, uni- 
form reference, steady-state flow approach, performance analysis 
I. INTRODUCTION 
In order to develop a bandwidth analysis model, most of the time 
the researchers [ I]-[8] use the assumption, “the requests that are not 
accepted during a memory cycle are discarded’. Such an assumption 
simplifies the analysis and produces negligible discrepancies from the 
actual results [3] for a system with a non-hierarchical interconnec- 
tion network, but it can introduce misleading conclusion about the 
performance of a system with a hierarchical interconnection network 
(HIN). Recently such an analysis for a system with a HIN appeared 
in the literature [lo], and the results presented in that paper are way 
off than they are supposed to be. 
This short note shows a more accurate analytical model for 
determining memory bandwidth for shared memory multiprocessors, 
where the processors and memory modules are connected by a 
HIN. The steady-state jZow approach [9] can be used to develop 
a more realistic model for bandwidth computation. However, such 
a technique cannot be applied directly to the model shown in [lo]. 
In our modeling technique we decomposed the memory references 
of a hierarchical system into as many groups as the number of 
hierarchy levels in the system. A model is developed for each 
group of memory references to determine its contribution to the 
bandwidth. Thus, we have a number of decomposed models rather 
than a single model for the entire system. The steady-state flow 
approach technique was applied to every decomposed model to 
take care of the fact that the requests which are not accepted in 
a cycle, are resubmitted during the next cycle. The total memory 
bandwidth is determined by adding the contributions from all the 
decomposed models. We analyzed the hierarchical multiprocessor 
system presented in [ 101 using our modeling technique. A simulation 
model is also developed to determine the accuracy of our analytical 
model. The numerical results obtained from our analytical model 
match closely to those obtained from the simulation model. But the 
numerical results obtained from the model shown in [lo] are several 
orders of magnitude higher than the simulation results, especially 
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